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ABSTRACT
Polar modulation has been adopted by modern wireless sys-
tems due to its high power efficiency. In this paper, a novel
behavioral model for a digital polar transmitter is presented.
The polar transmitter contains an array of amplifiers, which are
controlled digitally. A system level simulator is used to model
each amplifier. The effects of different number of stages on
the mandatory data rates are studied with respect to the error
vector magnitude, in conformance to the ultra-wideband stan-
dard. Next the complementary cumulative distribution function
is studied for a four-stage digital polar transmitter in order to
gain an understanding of when each individual stage is turned
on. Lastly, nonlinearity, modeled as gain variation for the dif-
ferent parallel stages, is included for a four-stage digital polar
transmitter when the data rate is 480 Mbps. Results demon-
strate the feasibility of obtaining high efficiency using digital
polar transmitters for Multiband OFDM UWB systems.
I INTRODUCTION
Modern wireless communications have adopted signal types
that provide high bandwidth efficiency. However, the high effi-
ciency usually requires amplitude variations of the phase mod-
ulated Radio Frequency (RF) carrier. The Multiband OFDM
Alliance (MBOA) standard for ultra-wideband (UWB) com-
munication is one such wireless system [1]. These systems
typically require a linear power amplifier (PA) to avoid out-of-
channel interference and distortion. However, the power effi-
ciency of a front end RF PA drops as the input power is backed
off to the linear region. This leads to shorter battery lifetime.
The problem of low efficiency can be mitigated by using
a polar transmitter [2]. In a polar transmitter, the amplitude
and phase information are generated digitally from the carte-
sian representations of the signal. The digital phase informa-
tion goes into a frequency synthesizer, which generates a RF
signal, and drives the input of a nonlinear, high efficiency PA
(usually a switch mode power amplifier), while the amplitude
modulation is recombined by modulating the power supply of
the PA.
In addition, the advancement of deep sub-micron semicon-
ductor technology led to smaller devices which favour more
digital circuits and control for radio system on chip [3].
A polar transmitter, based on a digitally-controlled PA, has
been reported in the recent years [3, 4]. This digitally con-
trolled polar transmitter architecture, shown in Fig. 1, has
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been adopted for narrowband wireless applications, like Blue-
tooth [3] and GSM/EDGE [4].
Digital
Polar
Figure 1: Block diagram of the polar transmitter architec-
ture [3].
In this paper, the concept of a digital polar transmitter (DPT)
model [3] is explored for UWB Mode 1 multiband OFDM ap-
plications. The DPT has been modelled and simulated in Agi-
lent Advanced Design System (ADS), together with the UWB
RF signal, the complementary cumulative distribution func-
tion (CCDF) and the error vector magnitude (EVM) measure-
ment models found in [5], which are in conformance to [1].
Simulation results show the potential for a fully digital trans-
mitter architecture for UWB.
Details of the proposed digital polar transmitter model are
introduced in Section II. Simulations and results for the model
are shown in Section III. Conclusions are given in Section IV.
II DIGITAL POLAR TRANSMITTER MODEL
Fig. 2 shows our proposed digital polar transmitter (DPT) ar-
chitecture model for UWB, which was first reported in [6]. The
polar transmitter consists of an array of parallel amplifiers',
with each amplifier providing binary-weighted amplification.
The digital envelope components, {bi, b2, ... bn}, are used to
control the turning on/off of each amplifier. The b1 bit controls
the most significant bit (MSB) amplifier and bn the least sig-
nificant bit (LSB) amplifier, where n represents the resolution
(the number of amplifiers). For example, for a resolution of 4
parallel stages, {bl, b2, b3, b4} = {1000} implies that only the
MSB amplifier is turned on. Hence, for this architecture, the
'Electrically, a choice is available on whether to operate the amplifiers in
the voltage or current mode.
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need for digital-to-analog converters at the envelope output of
the Cartesian-to-Polar converter is not required, and the con-
trol of the array of amplifiers is fully digital. The RF phase-
input approaches infinity. Hence, there is a need to clamp the
polynomial at critical points, such that the slope of the transfer
curve goes to zero. Here, (2) can be modified as
,/_ f ao + ax -a2x2 + . . ., if lxl < critical value
| YYcritical, otherwise. (3)
The model for each amplifier within the DPT is based on (3),
given by:
fJ(x) = x n x y'. (4)
Equation (4) includes two additional scaling factors: the fac-
tor 21 which implements the binary-weighted amplification
for the different amplifiers; and the factor n models the power
splitter at the input of the DPT.
III SIMULATIONS AND RESULTS
Figure 2: Proposed digital polar transmitter consisting of par-
allel array of amplifiers.
modulated signal, X, is applied at the input of the DPT, as
shown in Fig. 1. X must be scaled to the maximum value of
the signal at the output of the signal source, S, as the peak am-
plitude information is not reflected in the digital representation
of the envelope component.
The concept of parallel amplification, reported in [7], results
in low current levels in each individual amplifier, compared to
the case of a single amplifier. The lower current levels in each
branch implies that the requirement on the individual device
sizes can be relaxed. As shown in Fig. 2, this is modelled with
an ideal splitter in the ADS Ptolemy environment, where the
input power to each individual amplifier becomes x = X/n.
After the amplification stage, the signals for all the branches
are combined with an ideal combiner. The output of the DPT
is given by:
n
ili
n
= Ebifi(x),1
i=l
where ft (x) is the input-output amplitude relationship of the i-
th amplifier; bi is the binary control to turn the i-th amplifier
on/off; and yi is the output of the i-th amplifier.
A Amplifier Model
In general, a Taylor polynomial expression can be used to
model the input-output amplitude relationship of a typical non-
linear amplifier. This is given by:
y = ao+ aix -a2x2-a3x3 +..., ai >O (2)
where ao is a constant offset voltage, ai is the desired linear
gain, and the negative terms model the undesired compressive
behaviour of power amplifiers. In general, (2) is only valid over
a certain range on the input and it does not converge when the
The results are obtained based on computer simulations ac-
cording to MBOA standard. This operates from 3.1 GHz to
10.6 GHz spectrum and divided into 14 bands of 528 MHz
bandwidth, each band employs orthogonal frequency division
multiplexing (OFDM) and PSK (Phase Shift Keying) to trans-
mit data up to 480 Mbps. Initial results are derived from signal
source centred at 3.960 GHz (Band 2) transmitting 480 Mbps
which employs OFDM with QPSK with coding conforming to
the fixed frequency interleaving (FFI) scheme, with time fre-
quency code number of 6 for Band Group 1 [8].
The test signal is generated using a 511-bit pseudo-random
pattern, and it is applied to an ideal Cartesian-to-Polar con-
verter, to generate the envelope and phase information. The en-
velope information is used to control the parallel amplifiers in
the DPT, while the phase information passes through a digital-
to-analog phase and frequency conversion block to drive each
parallel amplifier within the DPT (Fig. 1). Each parallel am-
plifier is modelled by an ADS amplifier model with gain com-
pression. The power of the signal source is adjusted so that
the output power density of the transmitter, assuming a 0-dBi
gain antenna, does not exceed the FCC power spectral density
(PSD) limit of -41.3 dBm/MHz. Based on the PSD limit, the
transmit power cannot exceed -14.31 dBm. In the case where
the linear gain a, = 10 dB, the input power limit of the signal
source is -24.31 dBm.
The ADS simulator represents the envelope signal with a cer-
tain amplitude resolution. However, the amplitude resolution
required for the DPT is n. Hence, in the simulation, we need to
change the resolution of the envelope signal to n. At the same
time, the envelope amplitude needs to be quantized to n bits.
A Resolution for different data rates
First, the result is simulated for a linear DPT (fi (x) = x x
1 x n x a1), with different resolutions. This is to deter-
mine the minimum number of parallel amplifiers necessary
to meet the requirement of EVM < -19.5 dB [8]. The sim-
ulation is performed for each of the mandatory data rates
(53.3 Mbps, 106.7 Mbps, and 200 Mbps) and the highest data
rate (480 Mbps). In this case, the input power to the DPT is set
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Table 1: Peak Values of the envelope signal for different data
rates, when the input power is set to -24.31 dBm.
Data Rate (Mbps) Peak Value (V)
53.3 0.077
106.7 0.060
200 0.056
480 0.062
to -24.31 dBm, and the peak value for the different data rates
are shown in Table 1.
The results are shown in Fig. 3. Few observations can be
made. First, a minimum resolution of 4 parallel amplifier
stages is needed to fulfill the EVM requirement for all the data
rates. Next, the EVM (for the different mandatory data rates)
improves for decreasing peak value when a DPT uses fewer
parallel stages (i.e. 3 and 4 stages). This is likely to be caused
by higher quantization errors associated with a signal having a
higher peak value. Lastly, as the number of parallel stages in-
creases, the EVM is lower for decreasing mandatory data rates.
However, the trend for the EVM result for data rate 480 Mbps
does not seem to be consistent with the mandatory data rates.
This could be due to the different time spreading factors and
coding rates been used for the different data rates [1].
z -30
> 32
L
34-
-36 33
-38
-40
-42
-0-53.3Mbps
-44 --106- 7 Mbps
46 - -200 Mbps
-46-480 Mbps
3 4 6 7 8
Resolution (Number of Bits)
Figure 3: The effects of the number of stages, for different data
rates, on EVM.
Next, 1-dB gain compression is introduced for each parallel
amplifier (based on (4)) for different resolutions. Each paral-
lel stage is modelled with the same input 1-dB gain compres-
sion power (Pldbcp). As the Pldbcp for each parallel amplifier
(for different resolutions) is varied, the EVM remains constant,
proving the fact that the linearity of an amplifier has no impact
on a constant envelope signal.
B Complementary Cumulative Distribution Function and
Power Efficiency
The peak-to-average power ratio (PAR) of the OFDM signal
is typically characterized by its CCDF. The CCDF allows us
to obtain the probability density function (PDF), which in turn
be used to calculate the percentage of time each amplifier in a
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Figure 4: CCDF simulation result for 480 Mbps, when the in-
put power = -24.31 dBm. The horizontal axis variable, Signal-
Range dB = absolute signal power - mean power.
DPT is turned on. The simulated CCDF is plotted in Fig. 4.
In this case, the input power for the test signal generated using
a 511-bit pseudo-random pattern is adjusted to -24.31 dBm.
The corresponding mean power and the peak power are found
to be -24.545 dBm and -16.056 dBm respectively. The PDF
can be obtained based on Table 3. Based on the PDF results
obtained, the percentage of time when each parallel amplifier
is found to be turned on, is shown in Table 2.
Table 2: Percentage of time when each bit is turned
on (480 Mbps).
Bit Percentage of turn on time (%)
bi (MSB) 7.5
b2 29.2
b3 31.6
b4 (LSB) 37.0
Based on a 4-Bit DPT, we can observe that the amplifiers are
not turned on at all instances. This is likely to lead to lower
power consumption and hence a higher efficiency, compared to
the case when a single amplifier is used and turned on at all in-
stances. We believe that the power efficiency of this system is
implementation dependent. An upper bound for the power effi-
ciency is the duty cycle, which implies that the minimum power
dissipated by these amplifiers is equal to the symbol rate mul-
tiplied by the switching time of the technology used. The esti-
mated maximum efficiency is approximately equal to 1 - duty
cycle = 1 - (switching time of transistor x data rate). Hence,
for a 20 GHz technology, the estimated maximum efficiency
for a data rate of 480 Mbps is in the neighbourhood of 95%.
C Gain variation, based on Monte Carlo simulation
In practice, the gain of each bit will deviate from the desired
gain due to manufacturing variations. This was first reported
in [6], where it is assumed there are no correlations between the
amplifiers. In general, components within the same die follow
a positive correlation, and hence the above assumption of zero
correlation between the amplifiers represents the worst case.
In order to estimate the effects of gain mismatches among the
_j
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Table 3: Calculation of Probability Density Function from simulated CCDF result.
{bi, b2, b3, b4} SignalRange dB (dB) Absolute power (dBm) CCDF (%) CDF (%) PDF (%)
0000 < - 15.033 < -39.578 100 0 37
0001 -15.033 -39.578 63 37 10
0010 -9.012 -33.557 53 47 6
0011 -5.490 -30.035 47 53 12
0100 -2.992 -27.537 35 65 8
0101 -1.053 -25.598 27 73 8
0110 0.530 -24.015 19 81 6.5
0111 1.869 -22.676 12.5 87.5 5
1000 3.029 -21.516 7.5 92.5 3.75
1001 4.052 -20.493 3.75 96.25 0.75
1010 4.967 -19.578 3 97 0.5
1011 5.795 -18.750 2.5 97.5 0.8
1100 6.551 -17.994 1.7 98.3 0.45
1101 7.246 -17.299 1.25 98.75 0.45
1110 7.890 -16.655 0.8 99.2 0.8
1111 8.489 -16.056 0 100 0
different parallel stages have on the EVM, a Monte Carlo (MC)
analysis has been performed. TheMC analysis is performed for 9
a 4-bit DPT, at 480 Mbps, with the following steps: 8
1. An additional factor, ki, is included for each amplifier
in (4), as follows: 6
E
fmcKX') = ki x x n x y'. (5) 421 E:
z3-
2. An independent gaussian distribution has been assumed 2
for each of {k1, k2, k3, k4}. 1
Maximum EVM Limit
3. In order to model intra-die variations, the mean for each
additional factor is set at 1, and the standard deviation is
chosen to be 0.1 of the nominal value such that approxi-
mately 99% of the observations fall within ±30% of the
mean value.
4. 100 runs have been performed, based on randomized val-
ues generated for {k1, k2, k3, k4}.
The result is plotted in Fig. 5. As we can observe, the EVM
spreading is between -28 dB and -15 dB, where 85 runs meet
the EVM requirement. Hence, this design is likely to be robust
for a gain spread of up to ±30% between different amplifiers.
This also suggests that the architecture should be feasible for
the 90 nm technology and beyond.
IV CONCLUSION
A digital polar transmitter, based on an array of parallel ampli-
fiers, has been proposed for UWB system, based on MBOA
standards. A minimum of 4 parallel linear amplifiers is re-
quired for UWB signals using OFDM with QPSK modula-
tion. Next, it is found that each amplifier is turned on for at
most 37% for a burst ofUWB signal. This parallel architecture
is likely to result in a lower power consumption, and hence
higher efficiency, compared to a single amplifier architecture.
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The maximum efficiency is likely to be dependent on the tech-
nology used. Maximum efficiency is estimated to be nearly
95% for a current technology for a data rate of 480 Mbps. Fur-
thermore, the requirement for the individual device size can
also be relaxed. Finally, a Monte Carlo analysis suggests that
the architecture is likely to be robust for gain variation, due to
manufacturing spread, of up to ±30% between different ampli-
fiers.
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